CLAIMS

 (Original) A method for modifying a program to allow the program to execute on a processor system that includes a programmable logic device, the method comprising:

identifying a critical code segment of the program;
rewriting the critical code segment as a function;
revising the program by designating the function as a code to be compiled
by an extension compiler and by replacing the critical code segment
with a statement that calls the function; and
compiling the revised program such that the function is executed by the
programmable logic device.

- 2. (Currently Amended) The method of claim 1 wherein the critical code segment is defined by the a length of time required for execution.
- 3. (Original) The method of claim 1 wherein the critical code segment is a nested loop.
- 4. (Original) The method of claim 1 wherein the program is written in a programming language and the function is written with the same programming language.
- 5. (Original) The method of claim 1 wherein the function is selected from a library of pre-defined functions.
- 6. (Original) The method of claim 1 wherein the function defines an integer with a non-standard number of bits.

- 7. (Original) The method of claim 1 wherein the program is written in a program file and designating the function as a code includes writing the code to an extensions file.
- 8. (Original) The method of claim 1 wherein compiling the revised program includes copying the code to an extensions file.
- 9. (Original) The method of claim 1 wherein compiling the revised program includes compiling an extensions file including the code to produce a header file and an intermediate file written in a hardware description language.
- 10. (Original) The method of claim 1 wherein the step of revising is performed manually.
- 11. (Original) The method of claim 1 wherein the step of revising is performed using an automated conversion tool.
- 12. (Currently Amended) The method of claim 9 wherein the hardware description language is Verilog HDL <u>hardware description language</u>.
- 13. (Original) The method of claim 9 wherein the header file declares a prototype for the function.
- 14. (Original) The method of claim 9 wherein the intermediate file includes an implementation of the function as an instruction for a programmable logic device.

- 15. (Original) The method of claim 10 wherein the header file and the revised program are compiled together by a standard compiler to generate an executable file.
- 16. (Original) The method of claim 15 wherein the standard compiler also includes the compiling of a configuration file in generating the executable file.
- 17. (Original) The method of claim 1 further comprising:

 profiling the revised program; and

 evaluating the performance of the revised program.
- 18. (Original) The method of claim 17 wherein evaluating the performance of the revised program includes comparing the performance against a timing requirement.
- 19. (Original) The method of claim 17 wherein evaluating the performance of the revised program includes comparing the performance against a prior performance.
- 20. (Original) The method of claim 1 wherein the function executed by the programmable logic device does not have direct access to non-register file memory.
- 21. (Original) The method of claim 1 wherein the function executed by the programmable logic device has register file inputs and outputs limited to a predetermined number set by the compiler.

- 22. (Original) The method of claim 21 wherein the limited predetermined number of register file inputs is three.
- 23. (Withdrawn) A computer-readable medium comprising program instructions, the program instructions comprising:
 - computer code to be compiled by an extension compiler to generate a header file and an intermediate file for programming a programmable logic device coupled to

a processor; and

computer code to be compiled together with the header file by a standard compiler to generate an executable file.

- 24. (Withdrawn) The computer-readable medium comprising program instructions of claim 23, wherein the computer code to be compiled by the extension compiler is separated by flags from the computer code to be compiled by the standard compiler.
- 25. (Withdrawn) The computer-readable medium comprising program instructions of claim 24, wherein the computer code to be compiled by the standard compiler is contained in a program file, and computer code to be compiled by the extension compiler is contained in an extensions file.
- 26. (Withdrawn) The computer-readable medium comprising program instructions of claim 23, wherein the standard compiler is a C++ compiler.
- 27. (Withdrawn) A computer system for executing a program including both standard code and extension code, comprising:

a processing system including a processor core and a programmable logic device; an extension compiler for compiling the extension code to produce a header file and an intermediate file that specifies an instruction for the programmable logic

device; and

file

a standard compiler for compiling the standard code together with the header

to produce an executable file.

- 28. (Withdrawn) The computer system of claim 27, wherein at least one of the header file and the intermediate file is written in Verilog HDL.
- 29. (Withdrawn) The computer system of claim 27, further comprising an implementation tool for converting the intermediate file into a PLD configuration file.
- 30. (Withdrawn) The computer system of claim 27, wherein the header file is adapted to declare a function used to execute an extended instruction called out by the extension compiler during compilation of the extension code.
- 31. (Withdrawn) The computer system of claim 30, wherein the function is selected from a library of pre-selected functions.
- 32. (Withdrawn) The computer system of claim 30, wherein the function defines an integer with a non-standard number of bits.
- 33. (Withdrawn) The computer system of claim 30, wherein the function is a prototype.

- 34. (Withdrawn) The computer system of claim 30, wherein the standard compiler is a C++ compiler.
- 35. (Withdrawn) The computer system of claim 30, wherein inputs and outputs to the programmable logic device are limited to data transfers with a register file.
- 36. (Withdrawn) The computer system of claim 35, wherein the number of register file inputs are limited to a predetermined number set by the compiler.
- 37. (Withdrawn) The computer system of claim 36, wherein the limited predetermined number of register file inputs is three.
- 38. (Original) A method for extending the native instruction set of a general purpose processor in a computing system comprising a general purpose processor and a programmable logic device, the method consisting of the steps of:
 - (i) identifying critical code segments in an application program to be run on the computing system;
 - (ii) replacing the critical code segments with at least one extended instruction, not included in the native instruction set of the processor;
 - (iii) compiling the application program including the code segments containing the extended instruction; and
 - (iv) executing the compiled application program on the computer system such that the native instructions are executed by the processor and the extended instruction is executed by the programmable logic device.

- 39. (Currently Amended) The method of claim 38 wherein the critical code segment is defined by the a length of time required for execution.
- 40. (Original) The method of claim 38 wherein the critical code segment is a nested loop.
- 41. (Original) The method of claim 38 wherein the at least one extended instruction is selected from a library of predefined extended instructions.
- 42. (Original) The method of claim 38 wherein compiling the application program includes copying the application program to an extensions file.
- 43. (Original) The method of claim 38 wherein compiling the application program includes compiling an extensions file including the code to produce a header file and an intermediate file written in a hardware description language.
- 44. (Currently Amended) The method of claim 43 wherein the hardware description language is Verilog HDL hardware description language.
- 45. (Original) The method of claim 38 wherein the step of revising is performed manually.
- 46. (Original) The method of claim 38 wherein the step of revising is performed using an automated conversion tool.

- 47. (Withdrawn) A compiler for extending the native instruction set of a general purpose processor in a computing system comprising a general purpose processor and a programmable logic device, the compiler comprising: an input for receiving uncompiled object code of an application program; a header file output coupled to the input for generating compiled programming code for execution by the computer system; and an intermediate file output for generating instructions for configuring the programmable logic device to execute extended instructions.
- 48. (Withdrawn) The compiler of claim 47 wherein the compiler generates outputs in C.
- 49. (Withdrawn) The compiler of claim 47 wherein the compiler allocates register files.
- 50. (Withdrawn) The compiler of claim 47, wherein the header file output declares a function used to execute an extended instruction.
- 51. (Withdrawn) The compiler of claim 50, wherein the function is selected from a library of pre-selected functions.
- 52. (Withdrawn) The compiler of claim 50, wherein the function defines an integer with a non-standard number of bits.
- 53. (Withdrawn) The compiler of claim 50, wherein the function is a prototype.

- 54. (Original) A system for modifying a program to allow the program to execute on a processor system that includes a programmable logic device, comprising: means for identifying a critical code segment of the program; means for rewriting the critical code segment as a function; means for revising the program by designating the function as a code to be compiled by an extension compiler and by replacing the critical code segment with a statement that calls the function; and means for compiling the revised program such that the function is executed by the programmable logic device.
- 55. (Currently Amended) The system of claim 54 wherein the critical code segment is defined by the-a length of time required for execution.
- 56. (Original) The system of claim 54 wherein the critical code segment is a nested loop.
- 57. (Original) The system of claim 54 wherein the program is written in a programming language and the function is written with the same programming language.
- 58. (Original) The system of claim 54 wherein the function is selected from a library of pre-defined functions.
- 59. (Original) The system of claim 54 wherein the function defines an integer with a non-standard number of bits.
- 60. (Original) The system of claim 54 wherein the program is written in a program file and means for revising the program by designating the function as a code includes means for writing the code to an extensions file.

- 61. (Original) The system of claim 54 wherein the program is written in a program file and means for revising the program by designating the function as a code includes means for writing the code into the program file and demarking the code.
- 62. (Original) The system of claim 54 wherein means for compiling the revised program includes means for copying the code to an extensions file.
- 63. (Original) The system of claim 54 wherein means for compiling the revised program includes means for compiling an extensions file including the code to produce a header file and an intermediate file written in a hardware description language.
- 64. (Currently Amended) The system of claim 63 wherein the hardware description language is Verilog HDL hardware description language.
- 65. (Original) The system of claim 63 wherein the header file declares a prototype for the function.
- 66. (Original) The system of claim 63 wherein the intermediate file includes an implementation of the function as an instruction for a programmable logic device.
- 67. (Original) The system of claim 63 wherein the header file and the revised program are compiled together by a standard compiler to generate an executable file.

- 68. (Original) The system of claim 54 further comprising: means for profiling the revised program; and means for evaluating the performance of the revised program.
- 69. (Original) The system of claim 68 wherein the means for evaluating the performance of the revised program includes means for comparing the performance against a timing requirement.
- 70. (Original) The system of claim 68 wherein the means for evaluating the performance of the revised program includes means for comparing the performance against a prior performance.
- 71. (Original) The system of claim 54 wherein the function executed by the programmable logic device does not have direct access to non-register file memory.
- 72. (Original) The system of claim 54 wherein the function executed by the programmable logic device has register file inputs and outputs limited to a predetermined number set by the compiler.
- 73. (Original) The system of claim 54 wherein the limited predetermined number of register file inputs is three.

74. (Original) A method for modifying a program to allow the program to execute on a processor system that includes a programmable logic device, the method comprising:

identifying a critical code segment of the program; demarking the critical code segment;

revising the program by designating the demarked code segment as a code to be compiled by an extension compiler and by replacing the critical code segment with one or more extended instructions; and compiling the revised program such that the extended instructions are executed by the programmable logic device.